High-Speed Hardware Partition Generation
نویسندگان
چکیده
منابع مشابه
High-Speed MARS Hardware
Abstract. High-speed MARS encryption/decryption hardware was developed using a 0.18μm IBM CMOS technology. In order to boost performance, a special adder and multiplier was designed by optimizing the adder block structure and interconnections between adder cells using signal delay profiles. A description of the hardware including block diagrams and data flow diagrams is presented. One of the mo...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملARQ Protocols for High Speed Hardware Implementation
In order to fully exploit high speed communication channels the processing burden at the the end points must be reduced. One way in which this can be done is by shifting the implementation of protocols from software to specialized, dedicated hardware. This process is made easier if the the protocols are designed with hardware implementation in mind. In this paper we consider a family of ARQ pro...
متن کاملICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption
This paper introduces our dedicated authenticated encryption scheme ICEPOLE. ICEPOLE is a high-speed hardware-oriented scheme, suitable for high-throughput network nodes or generally any environment where specialized hardware (such as FPGAs or ASICs) can be used to provide high data processing rates. ICEPOLE-128 (the primary ICEPOLE variant) is very fast. On the modern FPGA device Virtex 6, a b...
متن کامل7 High Speed Hardware Design Techniques
In recent years there has been much pressure placed on system designers to verify their designs with computer simulations before committing to actual printed circuit board layouts and hardware. Simulating complex digital designs is extremely beneficial, and very often, the prototype phase can be eliminated entirely. However, bypassing the prototype phase in high-speed/high-performance analog or...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Reconfigurable Technology and Systems
سال: 2015
ISSN: 1936-7406,1936-7414
DOI: 10.1145/2629472